

**ASAP09** 20th IEEE International Conference on  
Application-specific Systems, Architectures and Processors  
Boston MA, USA, July 7-9, 2009

Sponsored by



# ASAP 2009: Advance Program

Sessions: Room Carver 1 and 2  
Lunches & Receptions: Room Carver 3

## Tuesday July 7, 2009

7:45am Breakfast and Registration

8:15am - 8:30am Welcome

8:30am - 9:30am Keynote Speech

### **Grand Challenges in Computational Systems Biology**

*Dr. Jeffrey Skolnick*

Georgia Institute of Technology

9:30am - 10:45am Session 1: Arithmetic

Chair: *Milos Ercegovac*, UCLA

### **Division Unit for Binary Integer Decimals**

*Tomas Lang<sup>1</sup> and Alberto Nannarelli<sup>2</sup>*

<sup>1</sup>UC Irvine, <sup>2</sup>Technical Univ. of Denmark

### **A Combined Decimal and Binary Floating-point Multiplier**

*Charles Tsen<sup>1</sup>, Sonia Gonzalez-Navarro<sup>2</sup>, Michael Schulte<sup>1</sup>, Brian Hickmann<sup>3</sup>, Katherine Compton<sup>1</sup>*

<sup>1</sup>University of Wisconsin - Madison, <sup>2</sup>Universidad de Málaga, <sup>3</sup>Intel Corporation

### **Parallel Prefix Ling Structures for Modulo $2^n - 1$ Addition**

*Jun Chen and James Stine*

Oklahoma State University

10:45am - 11:15am Break / View Posters

### **Integral Parallel Architecture & Berkeley's Motifs**

*Mihaela Malita<sup>1</sup> and Gheorghe Stefan<sup>2</sup>*

<sup>1</sup>Saint Anselm College, NH, <sup>2</sup>BrightScale, CA

### **Application Specific Transistor Sizing for Low Power Full Adders**

*Amirali Baniyadi*

University of Victoria

### **Reconfigurable SWP Operator for Multimedia Processing**

*Shafqat Khan, Emmanuel Casseau, Daniel Menard*

IRISA INRIA

### **Filtering Global History: Power and Performance Efficient Branch Predictor**

*Raid Ayoub, Alex Orailoglu*

University of California, San Diego

**Efficient Implementation of Carry-Save Adders in FPGA**

*Javier Hormigo<sup>1</sup>, Manuel A. Ortiz<sup>2</sup>, Francisco Quiles<sup>2</sup>, Francisco J. Jaime<sup>1</sup>, Julio Villalba<sup>1</sup>, Emilio L. Zapata<sup>1</sup>*

<sup>1</sup>University of Malaga, <sup>2</sup>University of Cordoba

**Acceleration of Multiresolution Imaging Algorithms: A Comparative Study**

*Richard Membarth, Philipp Kutzer, Hritam Dutta, Frank Hannig, Juergen Teich*  
University of Erlangen-Nuremberg

11:15am - 12:05pm Session 2: FPGA Applications I

Chair: *Xinming Huang*, Worcester Polytechnic Institute

**A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification**

*Weirong Jiang and Viktor Prasanna*  
University of Southern California

**Implementing a Highly Parameterized Digital PIV System On Reconfigurable Hardware**

*Abderrahmane Bennis, Miriam Leiser, Gilead Tadmor*  
Northeastern University

12:05pm - 2:00pm Lunch / View Posters

2:00pm - 3:15pm Session 3: Media and Image Processing

Chair: *Mark Franklin*, Washington University in St. Louis

**Improving VLIW Processor Performance using Three-Dimensional (3D) DRAM Stacking**

*Yangyang Pan and Tong Zhang*  
Rensselaer Polytechnic Institute

**Specialization of the Cell SPE for Media Applications**

*Cor Meenderinck and Ben Juurlink*  
Delft University of Technology

**A Massively Parallel Coprocessor for Convolutional Neural Networks**

*Murugan Sankaradas, Venkata Jakkula, Srihari Cadambi, Srimat Chakradhar, Igor Durdanovic, Eric Cosatto, Hans Peter Graf*  
NEC Laboratories America, Inc.

3:15pm - 3:45pm Break / View Posters

3:45pm - 5:00pm Session 4: FPGA Applications II

Chair: *Martin Herbordt*, Boston University

**An FPGA-based Parallel Hardware Architecture for Real-time Face Detection using a Face Certainty Map**

*Seunghun Jin<sup>1</sup>, Dongkyun Kim<sup>1</sup>, Thuy Toung Nguyen<sup>1</sup>, Bongjin Jun<sup>2</sup>, Daijin Kim<sup>2</sup>, Jae Wook Jeon<sup>1</sup>*

<sup>1</sup>Sungkyunkwan Univ., <sup>2</sup>Postech

**Accelerating a Virtual Ecology Model with FPGAs**

*Julien Lamoureux, Tony Field, Wayne Luk*  
Imperial College

**Parallelized Architecture of Multiple Classifiers for Face Detection**

*Junguk Cho<sup>1</sup>, Bridget Benson<sup>1</sup>, Shahnaz Mirzaei<sup>2</sup>, Ryan Kastner<sup>1</sup>*  
<sup>1</sup>University of California, San Diego, <sup>2</sup>University of California, Santa Barbara

5:30pm-10pm Harbor Cruise

\*\*\* Bus Boarding at 5:30pm \*\*\*

**Wednesday July 8, 2009**

8:00am Registration & Breakfast

8:30am - 9:30am Keynote Speech

**Got Game? Experiences with a Cluster of Over 330 PS3s**

*Dr. Richard Linderman*  
Air Force Research Laboratory

9:30am - 10:45am Session 5: Arithmetic and Cryptography

Chair: *James Stine*, Oklahoma State University

**Design and Implementation of a Radix-4 Complex Division Unit with Prescaling**

*Pouya Dormiani<sup>1</sup>, Milos Ercegovac<sup>1</sup>, Jean-Michel Muller<sup>2</sup>*  
<sup>1</sup>University of California at Los Angeles, <sup>2</sup>Ecole Normale Supérieure de Lyon

**A Low Power High Performance Radix-4 Approximate Squaring Circuit**

*Satyendra Datla<sup>1</sup>, Mitchel Thornton<sup>2</sup>, David Matula<sup>2</sup>*  
<sup>1</sup>TI, Dallas TX, <sup>2</sup>SMU, Dallas, TX

**A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms**

*Abdulahdi Shoufan<sup>1</sup>, Thorsten Wink<sup>1</sup>, Gregor Molter<sup>1</sup>, Sorin Huss<sup>1</sup>, Falko Strenzke<sup>2</sup>*  
<sup>1</sup>TU Darmstadt, <sup>2</sup>Flexsecure

10:45am - 11:15am Break / View Posters

**An Efficient Hardware Architecture for Spectral Hash Algorithm**

*Ray C.C. Cheung<sup>1</sup>, Cetin Kaya Koc<sup>2</sup>, John D. Villasenor<sup>1</sup>*  
<sup>1</sup>UCLA, <sup>2</sup>UCSB

**P3FSM: Portable Predictive Pattern Matching Finite State Machine**

*Lucas Vespa, Mini Mathew, Ning Weng*  
Southern Illinois University

**Run-Time Detection of Malwares via Dynamic Control-Flow Inspection**

*Yong-Joon Park<sup>1</sup>, Zhao Zhang<sup>1</sup>, Songqing Chen<sup>2</sup>*  
<sup>1</sup>Department of Electrical and Computer Engineering, Iowa State University, <sup>2</sup>Department of Computer Science, George Mason University

**A Sixteen-context Optically Reconfigurable Gate Array**

*Mao Nakajima and Minoru Watanabe*  
Shizuoka University

**Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture**

*Cao Liang and Xinming Huang*  
Worcester Polytechnic Institute

**An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems**

*Kai Zhang<sup>1</sup>, Xinming Huang<sup>1</sup>, Zhongfeng Wang<sup>2</sup>*  
<sup>1</sup>Worcester Polytechnic Institute, <sup>2</sup>Broadcom Corporation

11:15am - 12:05pm Session 6: Application-Specific Integrated Circuits

Chair: *Frank Hannig*, University of Erlangen-Nuremberg

**An Input Triggered Polymorphic ASIC for H.264 Decoding**

*Adarsha Rao<sup>1</sup>, Mythri Alle<sup>1</sup>, Sainath V<sup>1</sup>, Reyaz Shaik<sup>1</sup>, Rajashekhar Chowhan<sup>1</sup>, Sankaraiah S<sup>1</sup>, Sravanthi Mantha<sup>1</sup>, Nandy S. K.<sup>1</sup>, Ranjani Narayan<sup>2</sup>*  
<sup>1</sup>Indian Institute of Science, <sup>2</sup>Morphing Machines Pvt. Ltd.

**Power-scalable Reconfigurable Switch-Based FFT Processor**

*Bassam Mohd<sup>1</sup> and Earl Swartzlander, Jr.<sup>2</sup>*  
<sup>1</sup>Qualcomm, Inc, <sup>2</sup>University of Texas-Austin

12:05pm - 1:30pm Lunch / View Posters

1:30pm - 2:00pm Invited Talk

**FPGA-based RTL Emulation for Embedded Software Development**

*Rich Claggett*  
EVE-USA

2:00pm - 3:15pm Session 7: Computational Biology

Chair: *Jeremy Buhler*, Washington University in St. Louis

**MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA**

*Yongchao Liu, Bertil Schmidt, Douglas Maskell*  
School of Computer Engineering, Nanyang Technological University, Singapore 639798

**Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition**

*Martin Herbordt, Ashfaq Khan, Tony Dean*  
Boston University

**NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs**

*Andreas Fidjeland, Etienne Roesch, Murray Shanahan, Wayne Luk*  
Imperial College London

3:15pm - 3:45pm Break / View Posters

3:45pm - 5:15pm Panel Session

**Multi-Core/Threaded Processors vs Diverse Component Integrated Systems**

Organizer: *Mark Franklin*, Washington Univ. in St. Louis

Panelists: *Wayne Luk*, Imperial College, London

*Brian Ogilvie*, Mathworks

*Jeremy Buhler*, Washington Univ. in St. Louis

*Jay Wilkinson*, Intel

*Michael Champigny*, Mercury Computer Systems

6:00pm - 8:00pm Demo Night

**Thursday July 9, 2009**

8:00am Registration & Breakfast

8:30am - 9:45am Session 8: Tools and Design Aids

Chair: *Xinming Huang*, Worcester Polytechnic Institute

**Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system**

*Kevin Martin*<sup>1</sup>, *Christophe Wolinski*<sup>1</sup>, *Krzysztof Kuchcinski*<sup>2</sup>, *Antoine Floch*<sup>1</sup>, *Francois Charot*<sup>1</sup>

<sup>1</sup>University of Rennes I, Irista, Inria, France, <sup>2</sup>Dept. of Computer Science, Lund University, Sweden

**A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-Core SoCs**

*Xavier Guérin and Frédéric Pétrot*

TIMA Laboratory

**Impact of Loop Tiling on the Controller Logic of Hardware Acceleration Engines**

*Hritam Dutta, Jiali Zhai, Frank Hannig, Juergen Teich*

University of Erlangen-Nuremberg

9:45am - 10:15am Break

10:15am - 11:30am Session 9: Application-Specific Instruction Processors

Chair: *Miriam Leeser*, Northeastern University

**Evaluating Various Branch-Prediction Schemes for Biomedical-implant Processors**

*Christos Strydis and Georgi Gaydadjiev*

TU Delft

**Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing**

*Andreas Genser*<sup>1</sup>, *Christian Bachmann*<sup>1</sup>, *Christian Steger*<sup>1</sup>, *Jos Hulzink*<sup>2</sup>, *Mladen Berekovic*<sup>3</sup>

<sup>1</sup>Institute for Technical Informatics, Graz University of Technology, Austria, <sup>2</sup>IMEC NL,

Holst Centre Eindhoven, The Netherlands, <sup>3</sup>Technical University Braunschweig, Germany

**Scalar Processing Overhead on SIMD-Only Architectures**

*Arnaldo Azevedo and Ben Juurlink*

TU Delft

11:30am - 11:45pm    Wrap-Up

---